
TC65 Hardware Interface Description
Confidential / Released
s
TC65_HD_V02.000 Page 8 of 120 08.06.2006
Preceding document: "TC65 Hardware Interface Description" Version 01.030
New document: "TC65 Hardware Interface Description" Version 01.041
Chapter What is new
1.3 Deleted WEEE Directives. Added RoHS logo.
2.1 Completed brief descriptions of pulse counter, ADC, DAC and firmware update.
Deleted specification of power consumption.
2.3 Corrected block diagram.
3.3.1.6 New chapter: Using EMERG_RST Signal to Reset Application(s) or External Device(s)
3.12 Changed Figure 18.
3.16 New chapter: Analog-to-Digital Converter (ADC).
3.17.1 New chapter: Using the GPIO10 Pin as Pulse Counter.
5.1 Updated Table 20: Absolute maximum ratings.
5.5 Completed specifications of EMERG_RST, SYNC, USB. Corrected specifications of
pulse counter, ADC and analog audio interface. Modified Iomax of CHARGEGATE pin.
Preceding document: "TC65 Hardware Interface Description" Version 00.550
New document: "TC65 Hardware Interface Description" Version 01.030
Chapter What is new
1.3 Deleted section “Compliance with international rules and regulations”.
3.3.1.1 Added further details on timing after power-up.
3.3.3.3 New chapter: Turn on/off TC65 Applications with Integrated USB
3.14 Updated Figure 22: Characteristics of SPI modes.
3.15.2,
3.15.2.3
Specified minimum / maximum voltages at MIC pins.
5.1 Corrected ratings for Power Down mode and normal operation.
5.3 Added chapter Storage Conditions.
8.2 Changed note on recommendations for mobile and fixed devices. Added remark on
configuring frequency bands depending on whether or not product is approved for use
in U.S. territories.
Preceding document: "TC65 Hardware Interface Description" Version 00.521
New document: "TC65 Hardware Interface Description" Version 00.550
Chapter What is new
1.3 Added European Directives related to RoHS and WEEE. Updated version numbers of
several standards.
2.1, 3.10,
3.11
Updated bit rates and specification of autobauding.
2.2 Updated figure “TC65 system overview”.
3.14 New chapter: SPI Interface
5.5 Updated specification of ADC1_IN, ADC2_IN, MICP1/MICN1 and MICP2/MICN2
Komentarze do niniejszej Instrukcji