Siemens SPC3 Dokumentacja Strona 22

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 94
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 21
SchnittStellenCenter
DPC31 HW
Page 20 Version V 1.0
DPC31 HW Description
12/00 Copyright (C) Siemens AG 2000. All rights reserved.
4 ASIC Interface
Interrupt Controller Register (Int Mask Reg, Int Ack Reg, Int Req Reg, Int and Int EOI Reg):
The meaning of these registers will be explained in later chapters. The interrupt controller exists twice (for
ext. µP and C31). Both are instances are mapped onto the same addresses.
Mode Register1:
(ext. µP and C31, write access)
Mode Register1 is used for parameterizing single bits. These bits are control bits and internally directly affect
the hardware. The meaning is described below. Different addresses are used for setting and resetting
(Mode Register1 set/reset). A logical ‘1’ is written to those bit positions that are to be changed. All other bit
positions must be logical. ‘0’
Int_
Polarity
0 0 0 Dis_C31
Dis_Clkout1X4
Dis_Clkout1X2 0
7 0
Dis_Clkout1X2: The clock output ‘Clkout1X2’ is switched off (½ of the internal clock: asyn=24MHz,
syn=1 to 8 MHz). After being switched on and in the reset phase, the output is initially
active.
=0 Clkout1X2 is active (default).
=1 Clkout1X2 is inactive.
Dis_Clkout1X4: The clock output ‘Clkout1X4’ is switched off (¼ of the internal clock: asyn=12MHz,
syn=0.5 to 4 MHz). After being switched on and in the reset phase, the output is initially
active.
=0 Clkout1X4 is active (default).
=1 Clkout1X4 is inactive.
Dis_C31: The internal C31 is switched off (clock switched off).
=0 C31 is active (default).
=1 C31 is inactive (absolute powerdown mode).
Int_Polarity: Polarity of the interrupt output
=0 The interrupt output is low-active (basic setting).
=1 The interrupt output is high active.
C31_Control Register:
(ext. µP and C31, read/write access)
In the C31_Control register, the settings specific to the C31 are made. The boot type bits are not to be
parameterized by the user; the assignment of the chip pins ‘BOOTTYP_0/_1’ determines the boot type.
00
0
Reserved (0) Boot Type
Bit1 Bit0 Bit1 Bit0
Bit Position 6 5 4 3 2 1 0
Default Value 0 0 0 0 0 - -
r/w r/w r/w r/w r/w r r
Boot Type: Settings of the boot type pins for processing in the boot routine by the C31:
=00 Boot Type 1a
=01 Boot Type 1b
=10 Boot Type 2
=11 Boot Type 3
Presently, only Boot Type 2 is permitted!
Przeglądanie stron 21
1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 93 94

Komentarze do niniejszej Instrukcji

Brak uwag