
SchnittStellenCenter
DPC31 HW
Page 72 Version V 1.0
DPC31 HW Description
12/00 Copyright (C) Siemens AG 2000. All rights reserved.
9.6.2.3.1.1.1 Profibus Interface
No. Parameters Min Max Unit
1
RTS ↑ to TXD Setup Time
XAsyn/Syn = low 4T 4T + T
BIT
ns
XAsyn/Syn = high 0 ns
2
RTS ↓ to TXD Hold Time
XAsyn/Syn = low 5T 6T ns
XAsyn/Syn = high 0 ns
T:= elementary period
T
BIT
: elementary period of the transition clock pulse of the Profibus Interface
XCTS_RXA = ‘0’!
Table 9.6-5:
Specification of the Profibus Interface
RTS
1
TxD
2
Figure 9.6-3:
Transmit Timing, XCTS constant log. ‘0’
9.6.2.4 µP Interface
9.6.2.4.1 Synchronous Intel Mode (80C32)
No. Parameters Min Max Unit
1
Address to ALE ↓ Setup time
10 ns
2
Address (AB
8..15
) hold time after XRD ↑ or XWR ↑
5ns
3
XRD ↓ to Data Out (access to RAM)
4T+27 ns
XRD ↓ to Data Out (access to the registers)
4T+27 ns
4
ALE ↓ to XRD ↓
20 ns
5
Data hold time after XRD ↑
38ns
6
Data hold time after XWR ↑
10 ns
7
Data setup time to XWR ↑
10 ns
8
XRD ↑ to ALE ↑
10 ns
10 XRD Pulse Width
6T − 10
ns
11 XWR Pulse Width 4T ns
12
Address hold time after ALE ↓
10 ns
13 ALE Pulse Width 10 ns
14 XRD, XWR cycle time 6T + 30 ns
15
ALE ↓ to XWR ↓
20 ns
16
XWR ↑ to ALE ↑
10 ns
Table 9.6-6:
Timing Values in the Synchronous Intel Mode
Komentarze do niniejszej Instrukcji